Docket No. A1WI2376US

PATENT

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

applicants: Douglas W. Babcock, Robert A. Duris,

Bruce Hecht

Serial No. 10/722,970

Filed:

November 25, 2003

Title:

AUTOMATIC TEST EQUIPMENT PIN CHANNEL WITH

T- COIL COMPENSATION

Mail Stop Amendment Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

## DECLARATION OF BRUCE HECHT

- I, Bruce Hecht, declare:
- 1. I am a co-inventor of the invention which is the subject of the above-identified patent application.
- 2. At all times mentioned herein I was, and am presently a Staff Engineer for Analog Devices, Inc. (ADI), the assignee of the invention and patent application.
- 3. I have reviewed U.S. Patent No. 6,463,395 to Iorga, which has been cited in the above application. I understand inductance elements 97 and 99 in Fig. 7 of the patent to represent the inductances of the signal lead branches 91 and 93, respectively, in Fig. 6. Similarly, I understand the inductance elements 27, 29 in Fig. 2 to represent the inductances of signal lead branches 21, 23 in Fig. 1. My understanding of the patent is that equivalent inductances 97 and 99 are not coupled to each other, nor

are equivalent inductances 27 and 29. By contrast, the T-coil circuit disclosed in the above patent application includes a pair of coupled inductors L1 and L2. The coupling between these inductors is indicated at page 6, lines 1-2 of the application as follows: "These inductors are also coupled to one another by some degree of mutual inductance."; and at page 7, lines 3-6: "As indicated by the dotting convention used in the figures, the individual coils of each T-coil circuit are connected in series. The coils are also fabricated in proximity to each other so that they mutually couple."

4. On February 5, 2007 I conducted a series of circuit simulations, using the popular SPICE (Simulation Program with Integrated Circuit Emphasis) analog circuit simulator to compare the effectiveness of uncoupled vs. coupled inductors in compensating for load capacitance of 1pF, for a 500mV input with rise and fall times (between 10% and 90% of the step input) of 50ps. The circuits which I compensated are shown in attached Exhibit 1. The first circuit (circuit 0) drove a signal into a capacitive load, designated cload, in parallel with a resistive load, with no compensation. The next circuit (circuit 1) added two uncoupled compensation inductors on either side of the capacitive load, as in the Iorga patent. The next circuit (circuit 2) added to the uncompensated circuit 0 a pair of coupled inductors on either side of the load capacitor, connected as a T-coil with a coupling factor of 0.5. last circuit (circuit 3) added a bridging capacitor to the T-coil, as in Figs. 1-3 of my patent application.

- 5. Exhibit 2 displays the responses of the four simulated circuits to an incident 1 volt step input with a 50 ohm source impedance, which caused a 500mv step at the Time-domain reflectometry (TDR) measurement point. A reflection "bump" was noted at approximately 11 nano seconds with each circuit. Simulations were performed for eight different conductor values, ranging from 0.25nH to 2.0nH in 0.25nH steps. Blow-ups of the reflection bump for circuits 0, 1, 2 and 3 are shown in Exhibits 3, 4, 5 and 6, respectively.
- 6. A "negative" reflection bump (below the 500mV step) is generally less desirable than a "positive" bump (above the 500 mV step) because it can cause false triggering in an automatic test equipment (ATE) system by causing the response to fall below the trigger threshold, which is typically 80% of the normal response from a device under test (DUT). A positive reflection bump can cause distortion, but this is normally more preferable than false triggers resulting from negative bumps.
- 7. In my simulated test, circuit 0 exhibited a negative bump of about 180mV (Exhibit 3). The Iorga-type compensation with uncoupled inductors exhibited a positive bump, followed by a negative bump and then a second positive bump before converging to the 500mV step level for all tested values of inductance (Exhibit 4). The responses ranged from a very slight positive peak and a negative peak of about -157mV for 0.25nH compensation inductors, to a positive peak of about 110mV and a negative peak of about -55mV for the maximum compensation of 2nH inductors. The

peak-to-peak difference between positive and negative excursions was on the order of 160mV in all cases.

- 8. With coupled compensation inductors (circuit 2), the reflection bump varied from almost all negative for 0.25nH inductors, to all positive for 1.25nH inductors and above (Exhibit 5). The peak-to-peak excursions ranged from about 130mV for 0.25nH, to about 50mV for 1.0nH, to about 110mV for 2.0nH inductors. This represented a significant improvement over the uncoupled inductor case of Exhibit 4, since it allowed a total elimination of negative bumps along with a significant reduction in peak-to-peak values.
- 9. For circuit 3, with a bridged T-coil, an even greater improvement was noted (Exhibit 6). In this case only the 0.75nH and 1.0nH inductors produced both and negative and positive peaks. In one case, with 0.75nH inductors, the negative and positive peaks were about -17mV and 7mV, respectively, while with 1.0nH inductors the negative and positive peaks were about -5mV and 47mV, respectively.
- 10. Exhibit 7 show the results of a SPICE simulation I also performed to compare the response, to a 500mV step input as for Exhibits 2-6, of (a) the Iorga circuit shown in Fig. 5 of the '395 patent (upper trace), (b) the T-coil circuit illustrated in Fig. 1 of the above patent application, without the bridge capacitor Cb1 (middle trace), and (c) the T-coil circuit with the bridge capacitor (lower trace). The simulations were performed with the same values of compensating inductors as for

Exhibits 2 and 4-6, and the results were similar. As shown in Exhibit 7, the Iorga circuit did not allow for the elimination of negative bumps within the test inductor range, while the two T-coil circuits did. The minimum peak-to-peak excursion for the Iorga circuit was about 145mV for a 500mV step. The corresponding minimum peak-to-peak excursions were about 51mV and 23mV for the T-coil circuit without and with a bridge capacitor, respectively. Thus, the use of mutually coupled inductors was found to both enable the elimination of negative bumps present with the Iorga circuit, and to reduce the maximum voltage excursion, with a bridge capacitor further improving the load capacitance compensation.

- 11. Exhibit 8 is a copy of a project schedule dated July 15, 2000 for the AD53510, which is the name of the ADI product that incorporated the subject matter of the above patent application within its "Core". Activities on the schedule dated prior to July 15, 2000 are marked with a check to indicate that they were started and completed on the dates indicated; activities dated after July 15, 2000 show scheduled start and completion dates. I am the "Bruce" referred to on the "Design Review" line, and I was a member of the "Team" referred to below that.
- 12. The next to last entry on page 1 of Exhibit 8 refers to trimming, testing and shipping samples for Agilent, a customer of ADI for other products. The last entry on page 1, "MCM Assy by Tyco", refers to the fact that sample AD53510 dies were actually sent to Tyco, a subcontractor for Agilent, which assembled the dies into a


multi-chip module for Agilent. The first entry on page 2 of Exhibit 8, "Agilent Eval of MCM", refers to a characterization and evaluation of the dies on the multi-chip module that was performed by Agilent. Based upon Agilent's feedback to ADI, extensive modifications to the AD53510 design were afterwards made by ADI.


13. I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under 18 U.S.C. 1001, and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.


Date: February 26, 2007 Brue Unt


Bruce Hecht


(U:MR/RSK/Dec./D. of B. Hecht A1WI2376US)

















Corre Dovolopment   State	9	% Con	Tack Name				-				
### Mon 92099   Ved 112489   V	2	7	Core	Development	302 d	٠,				Sep	H
104 days   Mon 922186   Frt 93200   Frt	8		Forma	atter/AB delays due to conflicts	Ó			Ned 11/24/89			
Seelineous Ceits   15 days   Mon 122000   Thu 21000   Mon 112400   Mon 112400   Mon 112400   Mon 12400   Mon 12	22		Driver	r Design	104 d		•	Frt 3/3/00			
15 days   Mon 1/2000   Mon 1/2400   Mon 1/	35		Form	after Design	92.81 d		on 9/20/99	Thu 2/10/00			
5 d days         Mon 8/20/89         Fri 12/10/89           5 D Theor Design         86 days         Mon 8/20/89         Fri 12/16/80           P L Level (Cliese A layout complete by 3/24)         2 wks         Wed 11/19/90         Fri 22/59/90         57         Ken 8/20/90           P L Level (Cliese A layout complete by 3/24)         2 wks         Wed 11/19/90         Fri 22/59/90         57         Ken 8/20/90           P L Level (Simulations         1 day         Mon 2/28/90         1 Lev 2/28/90         58         Jack,Ray           P L Level (Simulations         17 days         Wed 3/1/00         Thu 4/20/90         57         Tram           New reduction design (Logic, I.O., Comp Pwr Dn.)         3 days         Fri 4/20/90         Thu 4/20/90         57         Tram           New reduction design (Logic, I.O., Comp Pwr Dn.)         3 days         Fri 4/20/90         Thu 4/20/90         57         Tram           New reduction design (Logic, I.O., Comp Pwr Dn.)         3 days         Med 3/20/90         Thu 4/20/90         57         Tram           New reduction design (Logic, I.O., Comp Pwr Dn.)         3 days         Med 3/20/90         Thu 4/20/90         58         18         18         18         18         18         18         18         18         18         18	4		Misce	Haneous Celis	18 0		Mon 1/3/00	Mon 1/24/00	***************************************		
Potential Design         98 days         Mon 9/20/90         Tue 2/16/00	<u>φ</u>		Сощр	varator Design	55 d.		on 9/20/89	Fri 12/10/99			
1 day   Mon 2/2800 57   Ken S.Reb D.	22		AB Dr	river Deskgn	₽ 96 0		on 9/20/89	Tue 2/15/00			
1 day   Nun 2/28/00 59   Jack, Ray	l <sub>B</sub>		Top L	evel (Class A layout complete by 3/24)	2,		00/61/1 pe	Fri 2/25/00 57			
your Review         1 day         Tue 2/29/00         Tue 2/29/00         59 Jack, Ray           PL Level Simulations         17 days         Wed 31/100         Thu 3/23/00         60         Team           wer reduction design (Logic, I.O., Comp Pwr Dn.)         3 days         Fri 3/24/00         Thu 3/23/00         61         Team           nal por reduction design (Logic, I.O., Comp Pwr Dn.)         17 days         Fri 4/21/00         Thu 4/21/00         12 man           nal Design Review         1 day         Fri 4/22/00         Fri 4/22/00         Fri 4/22/00         1 man           po out         20 days         Mon 5/1/00         Fri 4/22/00         Fri 4/22/00         1 man           po out         20 days         Mon 5/1/00         Fri 4/22/00         Fri 4/22/00         1 man           po out         20 days         Mon 5/1/00         Fri 4/22/00         Fri 4/22/00         1 man           m first eamples with Me13 T-Coil         5 days         Tue 8/22/00         Mon 8/22/00         67         1 man           m first eamples with Me13 T-Coil         5 days         Tue 8/22/00         Word 8/20/00         67         1 man           m first eamples with Me13 T-Coil         5 days         Tue 8/22/00         Word 9/20/00         7 John Dkon	65		Design	n Review	Ē		on 2/28/00	Mon 2/28/00 58			
p Level Simulations         17 days         Wed 37±00         Thu 32300         60         Team           wer reduction design (Logic, IO, Comp Pwr Dn)         3 days         Fin 32400         Thu 42200         61         Team           nal top level signulations         5 days         Fin 412100         Thu 42000         62         Team           nal Design Review         1 day         Fin 412100         Thu 42000         63         Team           pp out         20 days         Man 5/100         Fin 5/28/00         65         Jack           m first samples with Met3 T-Coil         5 days         Tue 8/28/00         Fin 5/28/00         65         Jack           coil Fab (post process) AMS         10.6 w/ks         Man 5/100         Wed 8/6/00         67,131         Am           coil Fab (post process) AMS         4 w/s         Thu 8/10/00         Wed 9/6/00         67,131         Am           coil Fab (post process) MEMSCAP         4 w/s         Thu 8/10/00         Wed 9/6/00         67,131         Am           xm, Test and ship Func T-coil Samples for Agient         2 w/s         Thu 8/10/00         Wed 10/4/00         72         John Dxon           xm, Test and ship Func T-coil Samples for Agient         2 w/s         Thu 9/10/00         Wed 10/4/00	8		Layor	t Review	÷		ue 2/29/00				
17 days   Fri 3/24/00   Tuu 4/20/00 62   Team   17 days   Fri 4/21/00   Tuu 4/20/00 62   Team   18 days   Fri 4/21/00   Tuu 4/20/00 62   Team   18 days   Fri 4/21/00   Tuu 4/20/00 62   Team   18 days   Fri 4/21/00   Tuu 4/20/00 63   Team   19 days   Fri 4/21/00   Fri 5/28/00 65   Jack   10.8 wks   Mon 5/29/00   Wed 8/9/00 65   Jack   Mon 5/29/00   Wed 8/9/00 67   Jack   Mon 5/29/00   Wed 8/9/00 67   Jack   Mon 5/29/00   Wed 9/9/00 67   Jack   Mon 5/	5		Top Le	evel Simulations	17 d		Ved 3/1/00	Thu 3/23/00 60			
17 days   Fri 4/21/00   Thu 4/20/00 62   Team   1 day   Fri 4/21/00   Thu 4/20/00 62   Team   1 day   Fri 4/21/00   Thu 4/27/00 63   Team   1 day   Fri 4/28/00   Fri 4/28/00 64   Team   20 days   Mon 5/100   Fri 5/28/00 65   Jack   Fri 4/28/00 67   Jack   Fri 4/28/00 68   Jack   Ja	22		Power	r reduction design (Logic, IO, Comp Pwr Dn)	30		Fri 3/24/00	Tue 3/28/00 61			
1 day         Frt 4/28/100         Frt 5/28/100         65         Jack           after Fab         m ffsst samples with Met3 T-Coil         5 days         Tue 8/22/100         Wed 8/9/100         66         Jack	22	100% <	Final p	owr reduction/top level layout	17 d		ed 3/29/00	Thu 4/20/00 62			
pe out         1 day         Frt 4/28/00         Frt 4/28/00         64         Team           pe out         20 days         Mon 5/1/00         Fri 5/28/00         65         Jack           m frst samples with Met3 T-Coil         10.6 wks         Mon 5/29/00         Wed 8/9/00         65         Jack           m frst samples with Met3 T-Coil         5 days         Tue 8/22/00         Mon 8/29/00         67,131         Ammed 8/22/00           Coil Fab (post process) AMS         4 wks         Thu 8/10/00         Wed 8/6/00         67         Ammed 8/22/00           Coil Fab (post process) AMS         4 wks         Thu 8/10/00         Wed 9/20/00         67         Ammed 9/20/00         71           SM Assy by Tyco         2 wks         Thu 9/10/00         Wed 9/20/00         71         Ammed 9/20/00         71           Task         Task         Thu 9/10/00         Wed 9/20/00         71         Ammed 9/20/00         71           A kssy by Tyco         2 wks         Thu 9/10/00         Wed 10/4/00         72         John Dixon           A kssy by Tyco         2 wks         Thu 9/10/00         Wed 10/4/00         3         Ammed 9/20/00         71           A kssy by Tyco         2 wks         Thu 9/10/40         Ammed 9/20/00	×		Final t	op level simulations	5 9		Fri 4/21/00	Thu 4/27/00 63			
pe out         20 days         Mon 5/1/100         Fri 5/28/00         65         Jack           m first samples with Met3 T-Coil         10.6 wks         Mon 5/29/00         Wed 8/9/00         65         Jack           sip Met3 T-Coil samples to Agient         5 days         Tue 8/29/00         Tue 8/29/00         Tue 8/29/00         Fried 8/29/29/00         Fried 8/29/29/29/00         Fried 8/29/29/29/29/29/29/29/29/	50		Final C	Design Review	÷		Fri 4/28/00	Fri 4/28/00 64			
rifest samples with Met3 T-Coil         5 days         Tue 8/22/00         Wed 8/9/00 65         Figure 131         Figure 14 mot 8/29/00         Figure 15 mot 8/29/00	G G	.^ %001	Tape	out	20 d		Mon 5/1/00	Fri 5/28/00 65			
fip Met3 T-Coil         5 days         Tue 8/22/00         Mon 8/28/00         67,131           sip Met3 T-coil samples to Agient         1 day         Tue 8/29/00         Tue 8/29/00         Tue 8/29/00         Fab. (967)           Coil Fab (post process) AMS         4 w/s         Thu 8/10/00         Wed 9/6/00         67         Fab. (97)           Coil Fab (post process) MEMSCAP         4 w/s         Thu 8/10/00         Wed 9/6/00         67         Fab. (97)           Coil Fab (post process) MEMSCAP         2 w/s         Thu 8/10/00         Wed 9/6/00         67         Fab. (97)           Coil Fab (post process) MEMSCAP         2 w/s         Thu 8/10/00         Wed 9/6/00         71         John Dixon           Coil Fab (post process) MEMSCAP         2 w/s         Thu 9/1/00         Wed 9/6/00         71         John Dixon           Coil Fab (post process) MEMSCAP         Milestone         4 w/s         Thu 9/1/00         Wed 9/6/00         71         John Dixon           Split	,	20%	Wafer	Fab	10.6 v		on 5/29/00	Wed 8/9/00 66			
Coil Fab (post process) AMS         1 day Tue 8/29/00 Tue 8/29/00 F7         Tue 8/29/00 68           Coil Fab (post process) AMS         4 wks Thu 8/10/00 Wed 9/6/00 67         4 wks Thu 8/10/00 Wed 9/6/00 67           Coil Fab (post process) AMSCAP         4 wks Thu 8/10/00 Wed 9/20/00 71         4 wks Thu 8/10/00 Wed 9/20/00 71           Coil Fab (post process) AMSCAP         2 wks Thu 9/21/00 Wed 9/20/00 71         John Dixon           SM Assy by Tyco         2 wks Thu 9/21/00 Wed 10/4/00 72 John Dixon         Project Summary           Split         Split         Progress           Rolled Up Task         Rolled Up Task           Progress         Rolled Up Task	80	%0	Trim fl	kst samples with Met3 T-Coil	54		ue 8/22/00	Mon 8/28/00 67,	131		
Coil Fab (post process) AMS         4 wks Thu 8/10/00 Wed 9/6/00 67         Yed 9/6/00 67           Coil Fab (post process) MEMSCAP         4 wks Thu 8/10/00 Wed 9/6/00 67           m, Test and ship Func T-coil Samples for Agient         2 wks Thu 9/7/00 Wed 9/20/00 71           DM Assy by Tyco         2 wks Thu 9/7/00 Wed 9/20/00 72         John Dixon           Task         [13][1] [13][1] [13][1] [13][13][13][13][13][13][13][13][13][13]	0	%0	Ship N	Aet3 T-coil samples to Agalent	Ę		ue 8/29/00	Tue 8/28/00 68			
Coil Fab (post process) MEMSCAP         4 wks Thu 8/10/00 Wed 9/6/00 67         4 wks Thu 8/10/00 Wed 9/20/00 71         2 wks Thu 9/7/00 Wed 9/20/00 71         Project Summary         External Tasks           Coil Fab (post process) MEMSCAP         2 wks Thu 9/7/00 Wed 9/20/00 71         2 wks Thu 9/7/00 Wed 10/4/00 72 John Dixon         John Dixon	0	%0	T-Coil	Fab (post process) AMS	4	·	hu 8/10/00	Wed 9/6/00 67			
m, Test and ship Func T-coil Samples for Agilent 2 wks Thu 9/7/00 Wed 9/20/00 71  CM Assy by Tyco  Task  Task  Task  Spit  Spit  Spit  Summary  Progress  Rolled Up Milestone   Rolled Up Task  Rolled Up Milestone   Rolle	-	%0	T-Coil	Fab (post process) MEMSCAP	4		hu 8/10/00	Wed 9/6/00 67	-		
Task [] [] [] [] [] [] [] [] [] [] [] [] []	2	%0	Trim, 1	Test and ship Func T-coil Samples for Agitent	2		Thu 9/7/00	Wed 9/20/00 71	********		
Task Rolled Up Spit From Tasks Spit From Tasks Rolled Up Milestone 今 Rolled Up Milestone 今 Project Summary Progress Rolled Up Task Name Tasks Rolled Up Task Rolled Up Tas	m	%0	WCM,	Assy by Tyco	2,		hu 9/21/00	Wed 10/4/00 72			
Split Summary Rolled Up Milestone 🔆 Project Summary Progress Rolled Up Task Roll	1	7000000			Miestone	•		Rolled Up Spilt	6 B 10 00 0 0 0 0 14	11	
	e: Mc	n 7/17/00	eckie Kevu	95¢.	Summary Rolled Up Task			Rolled Up Milest			Designation of the second

	Oct Nov Dec				ary Carle Signer		
	Aug Sep		·	External Tasks	Project Summary		
atter	Predeces Resource Nan						
trator / Form 2000	Finish Predec	Wed 11/1/00 73		Rolled Up Split	Rolled Up Milestone	Rolled Up Progress	
ver / Compa e - July 12,	Start			•		acades and access	7 15 00 Page 3
2.0 Dual Dri ect Schedul	Duration	4 wks	·	Milestone	Summary	Rolled Up Task	53510 schedule 7 15 00 Page 3
AD53510 XFCB2.0 Dual Driver / Comparator / Formatter Project Schedule - July 12, 2000				HIM SECTION	of the 2000 and make the contract of		
		Agrent Eval of MCM		Task	Spirit	Progress	
	ID % Con O Task Name	<b>9</b>			Project: AD53510_Schedule_Rev0 Date: Mon 7/17/00		